Abstract-The main focus of our work is the characterization and structural study of 4H-silicon carbide (SiC) normally-off vertical junction field effect transistor (JFET). We will determine the experimental static I ds -V ds characteristics under temperature variation. In order to achieve a better description of SiC and metal interface properties, many interesting parameters related to the material and to the device performance have been obtained from these measurements. Simulation has been used to correlate obtained results to physical parameters. When the temperature increases to 300°C, the R DS(ON) increase to 700 mΩ and the saturation drain source current decreases up to 14A.
INTRODUCTION
Junction Field Effect Transistor (JFET) has been widely studied by many research groups from the end of the'90s, and nowadays has entered the commercial market. This is a semiconductor device based on a control of the drain current with the aid of an electric field generated by a bias between gate and source [1] . It is based on the conductive channel of which the conductance can be modulated by means of applied voltage to the gate. This type of semiconductor component has the advantage to involve only one type of carriers in the current conduction process and for this is said «unipolar» transistor. For N-channel JFET, it is electrons.
The normally-off trench SiC power JFETs are compatible with standard gate drive circuitry and feature a positive temperature coefficient for paralleling use. The voltagecontrolled devices also have a low R ds(on)max , low gate charge and low intrinsic capacitance [2] . In this paper we studied a JFET SiC transistor. Characterization of SiC JFET is an essential step in order to know static and dynamic behavior. This knowledge will enable us to establish a model to simulate operation in a converter.
II. DEVICE STRUCTURE
SemiSouth's SiC VJFET (normally on or normally off) is based on a patented vertical-channel, trench structure, as given in Figure 1 . This structure with a n-type channel can be described as follows: -Substrate: a semiconductor layer n+ doped.
-Channel: n -type layer located above the substrate. -p+ -n junction: fabricated in the channel by means of ion implantation.
-Gate contact (ohmic): formed on the p+ -n junction. -Source and gate contact (both ohmic): formed on the n -type region, or channel. The structure is built in a 4H-SiC epitaxial wafer with a 12µm-thick layer doped to n -= 7*10 15 cm -3 capped by a heavily doped n + > 1*10 19 cm -3 layer. Deep trenches are dry-etched to facilitate implementation of the gating structure and blocking junction through three-step aluminum (Al) implantation.
U.S. Government work not protected by U.S. copyright As seen in Fig. 1 , the gate regions are created on the side walls of the trenches, resulting in 2.1 µm vertical junction gates and a designed channel opening of 0.55 µm. Furthermore, the p+ body regions are created under the trenches providing the p + -n -blocking junction at the depth of ~ 1µm from the trench bottom, yielding a blocking layer thickness of 9.4 µm when the p+ implantation tail is considered. In addition, shallow, high concentration p++ regions are created at the trench bottoms to facilitate the p-type gate contacts, which are placed at the centers of the trench bottoms. As seen in Fig. 1 , the n-type source contacts are placed at the top surfaces of the mesa, and the drain contact on the substrate. The side walls of the trenches are passivated by a thermal oxide and silicon nitride, and the trenches are filled with a planarizing polyimide. The source contacts are connected by a metal overlay, which runs over the polyimide. In addition, the gate fingers are connected to a large bonding pad at one side of the device.
III. CHARACTERIZATION OF JFET-SIC

A. I -V characteristics of a n -channel JFET. 1 I DS -V DS characteristic.
We observed two regions in the I DS -V DS plot ( fig.2 ). This implies that we have an expression relating I DS and V DS for each region, depending on the V DS values.
-Linear region:
The I DS -V DS characteristic can be writing as [4] :
Where V P is the pinch -off voltage and I DSSAT is the drainsource saturation current.
For a JFET, the channel conductance G DS is defined as:
, this parameter represents the slope of the I DS -V DS curve for a prefixed value of V GS .
In the linear region we have for the G DS the following expression (if we choose for V DS a negligible value in comparison to the other two terms V GS and V P ):
In this way, the JFET behaves like a resistor, with a resistance that can be controlled by varying V GS .
In a similar way we obtain another important parameter, the transconductance G m . It can be expressed as
, and represents the slope of the transcharacteristic curve I DS -V GS , for a prefixed value of V DS . In the linear region, G m increases with V DS .
From the ohmic zone of the current-voltage characteristics of the JFET, we can deduce the resistance in on state who represents the slope of the current of drain with weak V DS .
From definition this resistance is given by [5] :
,
-Saturation region.
In the saturation region, the dependence of the drain current I DS on V GS can be written as:
I DS is not depending on V DS , but the current increases for decreasing |V GS |. For this reason, the conductance G DS is equal to zero in the saturation region, in the ideal case. The transconductance can be expressed as:
In the saturation region G m is equal to G DS in the linear region. It is worth to note that in the real I DS vs. V DS characteristics, I DS shows a slight increase in the saturation zone, even if V DS >V DSSAT (voltage drain-source in saturation). This implies that in the saturation zone G DS is not equal to zero, as in the ideal case discussed above.
I GS -V GS Characteristic.
The current I GS flows across the p+ -n junction formed by the p+ gate region and the n -doped channel. If this junction is reverse biased (V GS <0 if the depleted channel is n-type), the I GS represents the junction reverse current, equals to zero in the ideal case.
In the real case, if we apply a V GS value higher than the junction breakdown voltage V BD , we can have an uncontrolled current flowing across the junction. If the breakdown is irreversible, the JFET cannot be anymore utilized, due to the failure of the gate -channel p + -n junction.
B. Electrical characterization of JFET-SiC
The studied transistor has an R DS(ON) of 300mΩ, enables extremely fast switching with no 'tail' current up to its maximum operating temperature of 175ºC. He is offer a blocking voltage of 1200V and exhibit temperatureindependent switching behavior. We performed an electrical characterization by using the circuit shown in Fig.3 (a) . The used spice model [6, 7] was illustrated in Fig.3 (b) . The JFET can be modeled as a gate controlled current source, with two pn junctions across gate-source and gate-drain, respectively. The ohmic resistances of the drain and source regions of the JFET are modeled by the two linear resistors R D and R S . Charge storage in the JFET occurs in the two gate junctions. Since neither gate junction normally is forward-biased, there is no minority-carrier storage, so the capacitances involved are just those due to the ionic space charge in the depletion regions [8] . This charge storage is modeled by two capacitors C GD and C GS , respectively. The figure 4 shows the characteristics V DS and I DS as function of time, and from these curves we have been extracted point by point the static characteristics (V DS , I DS ) given in figure 5 with the simulation curves at different V GS . In On-state, resistance contributes to conduction loss of the device, which is undesirable especially for power systems. Fig. 6 plots on-state resistance R DS(ON) as a function of ambient temperature. As it is shown, the on-state resistance is responsible of the conduction power loss, increases with temperature. Therefore, conduction loss will become more important and not negligible when the device is operating at high temperature. From the characteristics I DS versus V GS we deduce the saturation current I DSSAT as shown in Fig.7 . When the temperature was increased to 300°C, the I DSSAT value decreases to 14A. 
